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1 Introduction
The original formal study of finite state systems (neural
nets) is from 1943 by McCulloch and Pitts [14]. In 1956
Kleene [13] modeled the neural nets of McCulloch and Pitts
by finite automata. In that time similar models were pre-
sented byHuffman [12],Moore [17], andMealy [15]. In 1959,
Rabin and Scott introduced nondeterministic finite automata
(NFA) in [21].
The finite automata theory is a well developed theory. It
deals with regular languages, regular expressions, regular
grammars, NFAs, deterministic finite automata (DFAs), and
various transformations among the previously listed
formalisms. The final product of the theory towards practical
implementation is a DFA.
DFA then runs theoretically in time (n), where n is the
size of the input text. However, in practice we have to consider
CPU cache that rapidly influences the speed. CPU has two
level caches displayed in Fig. 1. The level 1 (L1) cache is lo-
cated on chip. It takes about 2–3 CPU cycles to access data in
L1 cache. The level 2 (L2) cache may be on chip or may be
external. It has about 10 cycles access time. The main mem-
ory access takes 150–200 cycles and hard disc drive access
takes even 106 times more time. Therefore it is obvious that
CPU cache significantly influences DFA run. We cannot con-
trol the CPU cache use directly, but knowing the CPU cache
strategies we can implement the DFA run in a way so that
CPU cache would be most likely efficiently used.
We distinguish two kinds of use of DFA. For each of them
we describe the most suitable implementation. In Section 2
we define nondeterministic finite automaton and discuss its
usage. Section 3 then describes general techniques for DFA
implementation. It is mostly suitable for DFA that is run most
of the time. Since DFA has a finite set of states, this kind of
DFA has to have cycles. Recent results in the implementation
using CPU cache are discussed in Section 4. On the other
hand we have a collection of DFAs each representing some
document (e.g., in the form of complete index in case of
factor or suffix automata). Such DFA is used only when prop-
erties of the corresponding document are examined. Such
automaton usually does not have cycles. There are different
requirements for implementation of such DFA. Suitable im-
plementations are described in Section 5.
2 Nondeterministic finite automaton
Nondeterministic finite automaton (NFA) is a quintuple (Q,,
, q0, F), where Q is a finite set of states, is a set of input sym-
bols,  is a mapping
 
Q Q ( ) ( )    , q Q0  is an initial
state, and F Q is a set of final states. Deterministic finite
automaton (DFA) is a special case of NFA, where  is a mapping
Q Q   .
In the previous definition we talk about completely defined
DFA, where there is for each source state and each input sym-
bol exactly one destination state defined. However, there is also
partially defined DFA, where there is for each source state and
each input symbol at most one destination state defined. The
partially defined DFA can be transformed to completely de-
fined DFA introducing a new state (so called sink state) which
has a self loop for each symbol of  and into which all non-
-defined transitions of all states lead.
There are also NFAs with more than one initial state. Such
NFAs can be transformed to NFAs with one initial state intro-
ducing a new initial state from which -transitions lead to all
former initial states.
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Fig. 2: A deterministic finite automaton
NFA accepts a given input string w * if there exists a
path (a sequence of transitions) from the initial state to a final
state spelling w. The problem occurs when for a pair (q, a),
q Q , a  (i.e., state q of NFA is active and a in the current
input symbol) there are more possibilities how to continue:
1. There are more than one transitions labeled by a outgo-
ing from state q. That is  ( , )q a 1.
2. There is an -transition in addition to other transitions
outgoing from the same state.
In such a case NFA cannot decide, having only the knowl-
edge of the current state and current input symbol, which
transition to take. Due to this nondeterminismNFA cannot be
directly used. There are two options:
1. We can transform NFA to the equivalent DFA using the
standard subset construction [21]. However, it may lead to
an exponential increase of number of states (2Q NFA states,
where QNFA is the number of states of the original NFA).
The resulting DFA then runs in linear time with respect to
the size of the input text.
2. We can simulate the run of NFA in a deterministic way.
We can use Basic Simulation Method [7, 6] usable for
any NFA. For NFA with a regular structure (like in the
exact and approximate pattern matching field) we can use
Bit Parallelism [16,7,6,10] or Dynamic Programming [16,
8, 6] simulation methods which improve the running time
of the Basic Simulation Method in this special case. The
simulation runs slower than DFA however the memory
requirements are much smaller. Practical experiments
were given in [11].
3 Deterministic finite automaton
implementation
Further in the text we do not consider simulation tech-
niques. We consider only DFA. DFA runs theoretically in time
( )n , where n is the size of the input text.
There are two main techniques for implementation of
DFA:
1. Table Driven (TD): The mapping  is implemented as a
transition matrix of size Q   (transition table). The
current state number is held in a variable qcurr and the
next state number is retrieved from the transitiontable
from line qcurr and column a, where a is the current input
symbol.
2. Hard Coded (HC) [22]: The transition table  is repre-
sented as a programming language code. For each state
there is a place starting with a state-label. Then there is a
sequence of conditional jumps, where based on the cur-
rent input symbol the corresponding goto command to
the destination state-label is performed.
3.1 Table Driven
An example of TD implementation is shown in Fig. 3. For
partially defined DFA one have to either transform it to a
completely defined DFA or handle the case when a undefined
transition should be used.
Obviously TD implementation is very efficient for com-
pletely defined DFA or DFAs with non-sparse transition table.
It can be also very efficiently used in programs, where DFA is
constructed from a given input and then it is run. In such a
case it can be easily stored into the transition matrix. The
code for the DFA run is then independent on the content of
the transition matrix. TD implementation is also very conve-
nient for a hardware implementation, where the transition
matrix is represented by a memory chip.
3.2 Hard Coded
An example of HC implementation is shown in Fig. 4. The
implementation can work with partially defined DFA in this
case.
HC implementation may save some space when used for
partially defined DFA, where the transition matrix would be
sparse. It cannot be used in programs, where DFA is con-
structed from the input. When DFA is constructed, a hard
coded part of the program has to be generated in a program-
ming language, then compiled and executed. This technique
would need calls of several programs (compiler, linker, the
DFA program itself) and would be very inefficient.
Note that we cannot use the recursive descent [1] ap-
proach from LL(k) top-down parsing, where each state could
be represented by a function calling recursively a function
representing the following state. In such a case the system
stack would overflow since DFA would return from the func-
tion calls only at the end of the run. There would be as many
nested function calls as the size of the input text. However,
Ngassam’s implementation [18] uses a function for each state,
but the function (with the current input symbol given as a pa-
rameter) returns an index of the next state and then the next
state function (with the next input symbol given as a parame-
ter) is called.
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int DFA_TD(){
int state=0,symbol;
while((symbol= getchar())!= EOF ) {
state= transition_table[state][symbol];
}
returnis_final[state];
}
transition_table:
-
- -
- -
- - -
- - - -
-
Fig. 3: Table Driven implementation of DFA from Fig. 2
4 DFA with cycles
TD and HC implementations (and their combination cal-
led Mixed-Mode – MM) were heavily examined by Ngassam
[20, 18]. His implementations use a data structure that most
likely will be stored in CPU cache. For each of TD and HC
implementationshe developed three strategies to use CPU
cache efficiently: Dynamic State Allocation (DSA), State pre-
-ordering (SpO), and Allocated Virtual Caching (AVC).
DSA strategy has been suggested in [19] andwas proved to
outperform TD when a large-scale DFA is used to recognize
very long strings that tend to repeatedly visit the same set
of states. SpO relies on a degree of prior knowledge about
the orderin which states are likely to be visited at run-time. It
was shown that the associated algorithm outperforms its TD
counterpart no matter the kind of string being processed.
AVC strategy reorders the transition table at run time and also
leads to better performance when processing strings that visit
a limited number of states.
Ngassam’s approach can be efficiently exploited in DFA,
where some states are frequently visited (like in DFA with
cycles). In both TD and HC Ngassam’s implementations the
transition table is expected to have the same number of items
in each row (i.e., each state having the same number of out-
going transitions). Ngassam’s implementation uses a fixed-
-size structure for each row of the transition table. Therefore
for sparse transition matrix the method is not so memory
efficient.
5 Acyclic DFA
Another approach is used for acyclic DFA. In these autom-
ata each state is visited just once during the DFA run. Suffix
automaton and factor automaton (automaton recognizing all
suffixes and factors of the given string, respectively) [3, 4] are
of such kind. Given a pattern they verify if the pattern is a suf-
fix or a factor of the original string in time linear with the
length of pattern regardless the size of the original string.
An efficient implementation of the suffix automaton (also
called DAWG – Direct Acyclic Word Graph) was created by
Balík [2]. An implementation of the compact version of the
suffix automaton called compact suffix automaton (also cal-
led Compact DAWG) was presented by Crochemore and
Holub in [9].
Both these implementations are very efficient in terms of
memory used (about 1.1–5 bytes per input string symbol).
The factor and suffix automata are usually built over whole
texts typically several megabytes long. Instead of storing the
transition tableas a matrix like in TD implementation, whole
automaton is used in a bit stream. The bit stream contains a
sequence of states each containing a list of all outgoing transi-
tions (i.e., sparse matrix representation).
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int DFA_HC(){
int symbol;
state0:if ((symbol= getchar())== EOF) return0;
switch(symbol){
case ’a’: goto state1;
case ’d’: goto state4;
default:return(-1);
};
state1:if ((symbol= getchar())== EOF) return0;
switch(symbol){
case ’b’: goto state2;
case ’c’: goto state3;
default:return(-1);
};
state2:if ((symbol= getchar())== EOF) return0;
switch(symbol){
case ’c’: goto state3;
case ’d’: goto state4;
default:return(-1);
};
state3:if ((symbol= getchar())== EOF) return0;
switch(symbol){
case ’d’: goto state4;
default:return(-1);
};
state4:if ((symbol= getchar())== EOF) return1;
return(-1);
}
Fig. 4: Hard Coded implementation of DFA from Figure 2
The key feature of both implementations is a topological
ordering of states. It ensures that we never get back in the bit
stream when traversing the automaton. This minimizes main
memory (or hard disc drive) accesses.
Balík’s implementation is focused on the smallestmemory
used. It uses some data compression techniques. It also ex-
ploits the fact that both factor and suffix automata are homo-
geneous automata [5], where each state has all incoming tran-
sitions labeled by the same symbol. Therefore the label of in-
coming transition is stored in the destination state. The out-
going transition then only points to the destination state,
where the corresponding transition label is stored.
On the other hand Holub’s implementation considers
also the speed of traversing. Each state contains all outgoing
transitions together with their transition labels like in Fig. 5.
(However, the DFA represented in Fig. 5 is neither suffix nor
factor automaton.) It is not so memory efficient like Balík’s
implementation but it reduces main memory (or hard disc
drive) accesses. It exploits the locality of data – principle used
by CPU cache. When a state isreached during the DFA run,
whole segment around the state is loaded into CPU cache
(from main memory or hard disc drive). The decision which
transition to take is done based only on the information in the
segment (in the CPU cache) and no other accessesto other
segments (i.e., possible memory/HDD accesses) are needed.
While in Balík’s implementation one needs to access all the
destination states to retrieve the transition labels of the cor-
responding transitions. Holub’s implementation uses at most
as many main memory/HDD accesses as many states are
traversed.
6 Conclusion
The paper presents two approaches to DFA implementa-
tion considering CPU cache. The first approach is suitable
for DFA with cycles where we expect some states are vis-
ited frequently. HC and TD implementations for DFA with
non-sparse transition table were discussed.
On the other hand the other approach is suitable for acy-
clic DFA with a sparse transition table. This approach saves
memory used but it runs slower than the previous one – in-
stead of direct transition table access (coordinates given by the
current state and the current input symbol) a linked list of
outgoing transition of a given state is linearly traversed.
However, reducing the memory used for the transition table
increases the probability that the next state is already in the
CPU cache which also increases the speed of DFA run.
The first approach is suitable for the DFAs that are run-
ning all the time like for example an anti-virus filter on a
communication line. On the other hand the second approach
is suitable for a collection of DFAs from which one is selected
and then it is run. That is for example a case of suffix or factor
automata build over a collection of documents stored in hard
disk. The task is then for a given pattern find all documents
containing the pattern.
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